GPU Accelerated Sheet Forming Grid Measurement

Michael Kinsner¹, Allan Spence² and David Capson³

¹McMaster University, kinsnemh@mcmaster.ca
²McMaster University, adspence@mcmaster.ca
³McMaster University, capson@mcmaster.ca

ABSTRACT

Sheet forming processes frequently require prediction, measurement, and analyses of part dimensional and strain values. Although FEA can be used to guide initial designs, measurement and analyses of actual forming results is also required - particularly for validation when new materials are proposed, or for urgent corrective action when material property variations occur during production. For greatest convenience in an industrial environment, manual manipulation of the computer vision camera based measurement system is preferred, requiring the associated data processing algorithms to operate at camera video frame rates, and remain robust in the presence of poorly focused image data. This paper presents a practical approach for high speed extraction of grid measurement data from camera video image sequences. To overcome the speed limitations of conventional microprocessors, and to ensure that no video frames are skipped, Graphics Processing Unit (GPU) hardware is used to accelerate the algorithm. Results are presented demonstrating the reliability and throughput obtained.

Keywords: strain analysis, grid extraction, graphics processing unit (GPU).
DOI: 10.3722/cadaps.2010.675-684

1 INTRODUCTION

During sheet forming processes, a flat sheet is stretched over a die to create the desired part shape. Excessive (positive strain) stretching will tear the material. Negative strain will result in buckling. When a new material is proposed, a sample is formed into a standard dome shape, and its strain properties are experimentally measured and entered into a Finite Element Analysis (FEA) database. Design stage FEA methods are used to predict final part dimensions and strain values, and to establish the nominal shape of the forming die. Prior to initial manufacturing, the die is “tried out" and adjusted as needed to obtain in tolerance part dimensions and strain values. During volume manufacturing, material variation or related problems may require urgent “courtesy” measurement and analysis, so that immediate corrective action can be applied.

Although industrial touch probe and laser scanner based dimensional measurement methods are now well established, predominant strain measurement techniques remain manual, with automation restricted to handling a very small part area, or only a test dome specimen [13]. This is insufficient to confidently establish material properties, and too slow for production line use. As a result,
uncertainty in design stage FEA prediction remains, and urgent production problems are solved in an expensive and wasteful ad hoc fashion. As is detailed below, the primary automation impediment is the time consuming grid measurement data processing step. Previously, this impediment made processing at video frame rate speeds impractical.

To accelerate data processing to interactive speeds, a Graphical Processing Unit (GPU) solution is developed in the remainder of this paper. Section 2 briefly reviews sheet forming dimensional and strain measurement. Section 3 describes the computationally intensive grid intersection detection algorithm. Section 4 introduces the NVIDIA GPU architecture. Section 5 describes mapping of the scale-space algorithm to GPU hardware. Section 6 presents results from real data acquisitions. The paper concludes in Section 7.

2 SHEET FORMING DIMENSIONAL AND STRAIN MEASUREMENT

Sheet forming measurement begins with printing of a square grid on the flat, undeformed part specimen. To obtain necessary dimensional resolution, a grid intersection spacing of 0.1 inches (2.54 mm) is common. A standard technique for computation of surface strain values is based on deformation of the corner points (Fig. 1(a)) [12]. Fig. 1(b) illustrates distortion of corner points $A = \left( X_1, Y_1 \right), B = \left( X_2, Y_2 \right)$ to $A' = \left( x_1, y_1 \right), B' = \left( x_2, y_2 \right)$ during deformation. Maintaining the lower left vertex at the origin and applying a constant second order tensor $F_{2 \times 2}$ results in the linear systems

$$
\begin{bmatrix}
  x_1 \\
  y_1
\end{bmatrix} =
\begin{bmatrix}
  F_{11} & F_{12} \\
  F_{21} & F_{22}
\end{bmatrix}
\begin{bmatrix}
  X_1 \\
  Y_1
\end{bmatrix},
\begin{bmatrix}
  x_2 \\
  y_2
\end{bmatrix} =
\begin{bmatrix}
  F_{11} & F_{12} \\
  F_{21} & F_{22}
\end{bmatrix}
\begin{bmatrix}
  X_2 \\
  Y_2
\end{bmatrix}
$$

Rearranging,
can be solved for $\mathbf{F}$. The surface true strains $\varepsilon_{1,2}$ satisfy the relationship $\varepsilon_{1,2} = \ln(\lambda_{1,2})$, where $\lambda_{1,2}$ are the eigenvalues of $\mathbf{F}$. The thickness (third) strain $\varepsilon_3$ is calculated using $\varepsilon_3 = -\varepsilon_1 - \varepsilon_2$. Fig. 1(c) shows the thickness strain from previous work [13], in which a deformed sheet metal dome was analyzed.

To compete with manual systems, strain resolution to one percent is required. This implies a digitizing resolution of 0.025 mm. A standard 1024 x 768 pixel camera will therefore capture approximately one square inch per image, operating at a range of 25 mm above the part surface. The authors have previously reported a pre-programmed bridge style Coordinate Measuring Machine (CMM) based solution [14], but such a design is not portable or conveniently manipulated. A better system for industrial deployment is a FARO or equivalent portable arm CMM with a camera mounted to the tool point (Fig. 1(d)). The system operates in either initial calibration or measurement mode. The major data processing workflow steps are to:

- detect the grid intersections (Fig. 1(e-f));
- follow the manual FARO arm motion (interframe motion tracking)
- calibrate the camera and FARO/camera parameters
- triangulate the location of the intersections into 3-D space
- compute the strain values, and display 3-D results.

Calibration mode includes determination of the intrinsic camera [5][17][19] and FARO/camera [2][15][16] geometric parameters, and will be discussed in a separate paper. In either mode, computing the grid intersections is the most computationally intensive step, and must occur at 15 video frame per second rates. Achieving this throughput is the focus of the remainder of the paper.

3 GRID INTERSECTION DETECTION

Because of the need to measure small strain values, accurate detection of the grid corner points is essential. To maintain sufficient resolution, the FARO arm mounted camera must be held close to the part surface. The close range provides the needed magnification, but the corresponding narrow depth-of-field / depth of focus will result in many frames being poorly focused.

To address these requirements, a novel scale-space based approach was implemented. The method consists of three primary steps:

1. Generation of a scale-space representation for each video image frame
2. Detection of the ridge points for all potential grid corner intersections within the frame
3. Parabolic fitting based computation of grid line intersection locations to sub-pixel accuracy

In the following subsections, the proposed algorithm is described together with an analysis of its computational requirements.

3.1 Scale-Space

Multi-scale techniques are used extensively in computer vision applications, particularly when the size / scale of interesting features (in this case, corner grid intersections) is not known in advance. Scale-space techniques provide a framework in which image metrics may be applied to detect features at various scales [18]. A basic scale-space representation of an image $f(x,y)$ may be defined as

$$L(x,y;t) = g(x,y;t) * f(x,y)$$

where $g(x,y;t) = \frac{1}{\sqrt{2\pi t}} e^{-x^2/2t}$. $\frac{1}{\sqrt{2\pi t}} e^{-y^2/2t}$ represents a Gaussian kernel with
variance (smoothing parameter) \( t \) [1], and * is the convolution operator. Derivatives of this scale-space are then defined as
\[
L_{x\alpha y\beta}(x, y, t) = \frac{\partial}{\partial x} L(x, y, t) = g_{x\alpha y\beta}(x, y, t) \ast f(x, y)
\]
where \( \alpha \) and \( \beta \) define the order of differentiation with respect to the \( x \) and \( y \) image axes respectively [8].

The scale-space can be viewed as the solution to the diffusion equation
\[
\frac{\partial}{\partial t} L(x, y, t) = 0.5 \nabla^2 L
\]
with initial condition \( L(x, y, 0) = f(x, y) \). A semi-discretized diffusion equation solution kernel is defined as
\[
L(x, y, t) = \sum_{m=-\infty}^{\infty} \sum_{n=-\infty}^{\infty} T(m, t) T(n, t) f(x - m, y - n)
\]
(3.1)
where \( T(n; t) = e^{-t} I_n(t) \)[8] and \( I_n \) are the modified Bessel functions of integer order. Implementation may use an alternative solution exhibiting minimal rotational asymmetry, and defined as a fixed kernel [7]. The resulting convolution three-kernel, with a smoothing parameter step size of \( \Delta t = 1/3 \), is
\[
k = \left[ \frac{\Delta t}{2} = \frac{1}{6} \quad 1 - \Delta t = \frac{2}{3} \quad \frac{\Delta t}{2} = \frac{1}{6} \right]
\]
(3.2)

This scale-space kernel is used to generate all scale-spaces in this work. Eight filter variances are used, resulting in eight scale levels at which features may be detected. When variance steps greater than \( \Delta t = 1/3 \) are required, repeated self-convolutions of Eqn. (3.2) are used to create a composite kernel. Convolution is implemented in the spatial domain, as shown by Florack [4] to be most accurate for large spatial scales compared with multiplication in the frequency domain.

### 3.2 Ridge Detection

Once a scale-space has been generated from an image, feature detectors can be defined that operate within that space. A multi-scale representation is produced, so that geometric feature detectors may locate the same feature at multiple scales. A method is therefore required to choose the scale at which the feature is best spatially localized. Lindeberg [9] proposed a formulation in which automatic scale selection is incorporated into the feature detection process. This process locates features at the intersections of metric isosurfaces defined in the three dimensional scale-space as formed, for example, by the expression for a dark-line ridge:
\[
L_y = 0; \quad L_{yy} < 0; \quad \partial_t \left( \varepsilon_{\text{norm}} L(x, y, t) \right) = 0; \quad \partial_t \left( \varepsilon_{\text{norm}} L(x, y, t) \right) < 0
\]
(3.3)
Fig. 2: GPU Organization: (a) Hierarchical thread organization, (b) Streaming multiprocessor.

Fig. 3: (a) Division of work between CPU and GPU, (b) Convolution work flow (shaded is stored data), (c) Metric zero interpolation by a single thread.
where $\varepsilon_{\text{norm}}$ is a scale-normalized ridge strength metric, and a $(p,q)$ coordinate system is defined at each pixel with axes parallel to the principal curvature of the image intensity at that pixel. The $L_q$ and $L_{qq}$ terms of Eqn. (3.3) define ridge features which may be detected at many or all scales, and the remaining terms define the scale at which a ridge is best localized spatially. By interpolating isosurface intersections of the ridge location and the best localization scale within small volume units (corners defined by neighboring pixels), ridge segments are located and marked. Fig. 1(e) shows an example of ridge segments extracted from one frame of a grid video sequence.

### 3.3 Subpixel Grid Line Intersection Location

Given the set of grid lines generated through ridge detection, the four line segments surrounding each grid intersection are located and classified into pairs according to their angle relative to the image axes. A parabola is then fit to the pairs of line segments in a least squares sense, and the parabolas are intersected to produce a subpixel estimate of the grid line intersection point. Fig. 1(f) shows an example of the result of the parabola fitting to the four ridge segments surrounding an intersection point. The set of intersections are used to form three-dimensional reconstructions of the scanned part surface through multi-view triangulation [5].

### 3.4 Computational Effort Required

By analyzing the equations used for creating the scale-space and the metric computations within that space, the data presented in Tab. 1 were obtained. This table shows the number of arithmetic operations required for each pixel, at each scale level. For a representative 1024 by 768 image size at eight scale levels approximately 1.5 gigaFLOPS (1.5 billion Floating Point Operations per Second) will be required. Conventional microprocessors will therefore achieve approximately four frames per second –

---

**Tab. 2: GPU kernel execution times (single frame).**

<table>
<thead>
<tr>
<th>Kernel Name</th>
<th>GPU Time [mS]</th>
<th>Percent Total Time</th>
</tr>
</thead>
<tbody>
<tr>
<td>Horizontal Convolution</td>
<td>0.9</td>
<td>0.9 %</td>
</tr>
<tr>
<td>Vertical Convolution</td>
<td>17.2</td>
<td>17.8 %</td>
</tr>
<tr>
<td>Metric Computation</td>
<td>20.9</td>
<td>21.6 %</td>
</tr>
<tr>
<td>Metric Intersection</td>
<td>18.4</td>
<td>19.0 %</td>
</tr>
<tr>
<td>Ridge Linker</td>
<td>5.5</td>
<td>5.7 %</td>
</tr>
<tr>
<td>Memory Transfer</td>
<td>33.9</td>
<td>35.0 %</td>
</tr>
<tr>
<td>Total (excluding memory transfer)</td>
<td>62.9</td>
<td>-</td>
</tr>
</tbody>
</table>

**Tab. 3: GPU resource utilization and kernel efficiency.**

<table>
<thead>
<tr>
<th>Kernel Name</th>
<th>Registers</th>
<th>Shared Memory</th>
<th>Occupancy</th>
<th>Divergent Branches</th>
<th>Instructions</th>
<th>Serialized Warps</th>
</tr>
</thead>
<tbody>
<tr>
<td>Horizontal Convolution</td>
<td>14</td>
<td>4248 bytes</td>
<td>75%</td>
<td>26</td>
<td>163962</td>
<td>0</td>
</tr>
<tr>
<td>Vertical Convolution</td>
<td>9</td>
<td>3236 bytes</td>
<td>100%</td>
<td>3684</td>
<td>877078</td>
<td>0</td>
</tr>
<tr>
<td>Metric Computation</td>
<td>15</td>
<td>4968 bytes</td>
<td>100%</td>
<td>6576</td>
<td>2984181</td>
<td>34410</td>
</tr>
<tr>
<td>Metric Intersection</td>
<td>17</td>
<td>6844 bytes</td>
<td>88%</td>
<td>58694</td>
<td>2386735</td>
<td>94947</td>
</tr>
<tr>
<td>Ridge Linking</td>
<td>13</td>
<td>2268 bytes</td>
<td>88%</td>
<td>32795</td>
<td>660192</td>
<td>47292</td>
</tr>
</tbody>
</table>

**Table 2: GPU kernel execution times (single frame).**

**Table 3: GPU resource utilization and kernel efficiency.**
well short of the required 15 frame per second rate. To achieve a practical solution, supplementary computational acceleration is therefore required.

4 GPU ARCHITECTURE

Although early research work using GPUs for general purpose computing required algorithm mapping to the conventional graphics processing pipeline, more recent commercial GPU product offerings expose the graphics pipeline in a more general form, greatly simplifying the task of using the computing hardware for parallel algorithms. NVIDIA provides access to the GPU hardware through a C-based interface known as the Compute Unified Device Architecture (CUDA) [11], that is employed within this work.

This GPU is organized in a hierarchical structure, with the most fundamental unit being a single program thread that runs in parallel with other threads. The threads are grouped into a “thread block”, and then further grouped into a “block grid”, as shown by Fig. 2(a). A thread block is mapped into a Streaming Multiprocessor (SM), the structure of which is shown in Fig. 2(b). Our work used an NVIDIA GTX280 GPU that incorporates 240 processor cores organized into 30 SMs. A minimum of 32 threads run within a streaming multiprocessor in parallel. All share the same instruction codes, and so simultaneously execute the same instruction (but on different pieces of data). This processing model is referred to as Single Instruction Multiple Thread (SIMT).

5 SCALE-SPACE ACCELERATION USING GPU HARDWARE

5.1 Mapping the New Algorithm to the GPU and CPU

Although the scale-space ridge detection algorithm requires sequential ordering of the major processing steps, parallel computing may be used within each step. Recognizing memory access requirements, and the SIMT GPU processing nature, algorithm steps were judiciously assigned to execute either serially on the CPU, or in parallel on the GPU (Fig. 3(a)). The input to this process is a single frame of raw image data from the video sequence, and the output is a set of detected grid line intersection coordinates.

The convolution process data flow is shown in Fig. 3(b), with the shaded boxes representing data that is stored to GPU memory. The separable kernel is prepared on the CPU, and multi-scale horizontal convolutions are then performed on the GPU. Each resulting horizontally convolved image plane is vertically convolved with the relevant kernel also on the GPU, followed by computationally intensive calculation of the ridge metric values defined by Eqn. (3.3). All derivatives are computed through central difference approximation, and custom data formats and conventions were implemented to allow for more efficient processing and storage given the intrinsic single-precision floating point format of the GPU.

After generation of the ridge metric values from the convolved image data, metric iso-surface intersections are computed for each volume unit of the scale space (one volume unit is defined with vertices formed by immediately neighbouring pixels). The work is divided between parallel threads through the approach shown in Fig. 3(c), where a single thread performs interpolation on three edges of a volume unit cube. The remaining edges of a cube are interpolated by neighbouring parallel threads. Built-in GPU functions are used to synchronize before using the intersection results. From the metric iso-surface interpolation across the volume unit edges, intersection points on the cube faces are then linearly interpolated. A bit-field data format is used to efficiently store the results of this process, with individual bits in the data field flagging ridge events that have occurred locally. Results for ambiguous or malformed data are discarded. The bit-field data format is complete for the associated volume unit cube, so it can be used by later processing stages to rapidly determine whether a well formed ridge exists within the cube.

The final stage of processing on the GPU involves linking of individual ridge segments (within individual volume units) into runs of segments that form longer portions of a continuous ridge. The linking process within a multiprocessor operates on a portion of the data that is locally available in memory, and a set of summary data is then produced around the borders of that data. The summary
data follows a custom data convention for fast GPU manipulation, and is later used by the CPU to efficiently link segments of a ridge into a single continuous structure upon which a parabola can be fit.

Final processing stages on the CPU produce completed ridges. By using the summary data output from the GPU, the CPU can rapidly generate ridges, filter short noise ridges out of the data, and then fit parabolas to matching pairs of ridge segments that surround a grid intersection. The sub-pixel locations of parabola intersections are taken as the true grid line intersection locations.

5.2 Memory Transfers
A fundamental bottleneck in the GPU is the transfer of data from the multiple memories into the processor cores. Large latencies, on the order of 300 clock cycles, are experienced when accessing some memories. A significant portion of GPU software development time was required to structure the algorithm so that processing tasks may be performed while a GPU core is waiting for a transfer from memory. Through careful algorithm design, it is possible to hide most memory access times behind processing of data that is already available. The need to hide memory transfers implies that algorithms containing multiple arithmetic operations for each data load operation are the most suitable for GPU implementation. Algorithms not possessing this arithmetic intensity attribute are unlikely to benefit from a parallel GPU implementation.

In addition to the transfer of data within a GPU system, data must also be transferred from the CPU system to the GPU. Current GPU designs allow this data to be asynchronously streamed from the CPU system into mass memory on the graphics board while the GPU is processing data. Given this capability, the GPU can be kept busy with processing almost continuously provided that new frames of image data are being transferred simultaneously with computation of older frames.

6 RESULTS

6.1 Test System
The test system employed was an Intel Core2 Duo (E8400) processor at 3GHz with an NVIDIA GeForce GTX 280 graphics card, running CUDA 2.0 under Windows XP. The test data was composed of 8-bit grayscale video sequences, 1024 by 768 pixels in size. Within the scale-space generation and processing, eight scale levels \( t = 1, 4, 7, 10, 13, 16, 19, 22 \) were used.

6.2 GPU Timing
The actual execution times of the GPU-based computations are shown in Tab. 2, including the memory transfer times between the CPU-system and graphics card over the PCIe bus. Because the memory transfer time is less than the aggregate sum of the remaining task execution times, the transfer of data between the host CPU system and graphics card can indeed be performed in parallel with execution of data on the GPU. With a 62.9 ms frame processing period, the GPU processing rate achieved is better than the 15 video frame per second requirement.

6.3 GPU Resource Utilization and Performance
Memory resource usage on the GPU is presented in the left columns of Tab. 3. Registers are single-cycle local memories available to the processor, and shared memory is a larger memory also with small access times, but requiring very specific access patterns by parallel threads [11]. Occupancy represents the efficiency of the kernel in terms of GPU hardware use, with 100% occupancy being very difficult or impossible to achieve for many real algorithms. Divergent branches occur where a group of parallel threads take multiple paths in a branch, such as some threads executing an “if” statement, while others do not. Instructions are the number of instructions performed within a GPU thread group, and serialized warps relate to the number of times that parallel threads must be processed serially. Smaller numbers of divergent branches and serialized warps result in higher GPU performance.

Convolution requires many more arithmetic operations than the metric computation phase of processing (Tab. 1), but is processed faster as shown in Tab. 2. This performance is caused by the high
arithmetic intensity of convolution, combined with the relative simplicity of the memory access patterns allowing serialized warps to be eliminated. Efficient use of the GPU computing resources for these computations allows for high data throughput, thereby reducing the processing time.

6.4 Remaining Steps
The CPU post-processing involves extraction of the GPU-generated ridge data and formation of final ridges in CPU system memory. The overall time required for production of the variable length output ridges in system memory is dependent upon the number of ridges that must be formed, and for images in this application is better than 15 frames per second. Since the post-processing frame rate is faster than the associated GPU frame rate, it does not introduce a bottleneck into the system. Multiple view triangulation, and dimensional/strain calculations can be approximated during data capture to maintain interactive updating of the operator display. Based on past experience, exact final calculation using output from all video frames is not expected to take significant processor time.

For brevity, we have not included details on the camera / FARO arm intrinsic parameter calibration, or on the interframe motion tracking tasks. As noted above, the camera / FARO arm calibration is based on [16][19]. Interframe motion tracking can be difficult when using a regular grid. To overcome this, random fiducial marks were manually added for calibration with a flat plate. For production measurement use, our intention is to substitute ink jet printer dots for the regular square grid (Fig. 4) [3]. Applying these dots at a planned density of 1/96 inch will better support measurement of high strain gradients. Programmatically omitting a dot is equivalent to adding the fiducials that are required for interframe tracking.

7 CONCLUSION
This paper has presented a practical method for sheet forming dimensional and strain measurement at an interactive processing speed. A square grid pattern is printed onto the test part and imaged using a manually manipulated portable arm CMM mounted camera. Adequate resolution requires close-up positioning that must be robustly tracked from frame to frame. Grid lines that are partially out of focus were reliably extracted using scale-space ridge detection methods. Using GPU hardware to accelerate data processing, throughput at 15 frames per second – better than 20 gigaFLOPS – was achieved. The implementation is scalable to newer GPU hardware, and provides an effective solution for similar problems in which arithmetic intensity dominates.

ACKNOWLEDGEMENTS
The authors thank SHARCNET for providing access to GPU hardware and for scholarship funding for M. Kinsner. Discovery Grant funding from the National Sciences and Engineering Research Council of Canada (NSERC) (for A. Spence and D. Capson) is gratefully acknowledged.

Fig. 4: Programmable Ink Jet Grid Creation [3]: (a) CMM Ink Jet System; (b) Sample Grid applied to Aluminum Sheet.
REFERENCES


